IGCSE Computer Science · Chapter 3
Hardware
No chapter review yet. It is on its way.
InteractiveComputer Architecture3.1 The CPU, Von Neumann registers and buses, the fetch-decode-execute cycle, cores, cache, clock, instruction sets and embedded systems, with a cycle animation, a step-through lab and exam questions.Open →
InteractiveInput and Output Devices3.2 Input devices, output devices and sensors, with a sensor-to-actuator animation, choose-the-device labs and exam questions.Open →
InteractiveData Storage3.3 RAM and ROM, magnetic, optical and solid-state storage, virtual memory and cloud storage, with a virtual memory animation, labs and exam questions.Open →
InteractiveNetwork Hardware3.4 NICs, MAC addresses, IPv4 and IPv6, static and dynamic IP addresses and routers, with an animation, an address checker and exam questions.Open →
Extra activities that deepen understanding or give more support. Shown in coursebook order.
No extra resources for this chapter yet.
Deleted: hidden from students and progress. Only you can see this tab.